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ABSTRACT A technique to implement true-sample-and-hold circuits that hold the output for almost the
entire clock cycle without resetting to zero is introduced, alleviating the slew rate requirement on the op-amp.
It is based on a Miller op-amp with an auxiliary output stage that increases power dissipation by only 1.3%.
The circuit is offset-compensated and has close to rail-to-rail swing. Experimental results of a test chip
prototype in 130nm CMOS technology with 0.3mW power dissipation are provided, which validate the
proposed technique.
INDEX TERMS Amplifiers, mixed-signal circuits, offset compensation, track-and-hold, sample-and-
hold (S/H), switched capacitor.
I. INTRODUCTION
Sample-and-hold circuits are one of the most important build-
ing blocks in mixed signal IC design. They are required in
analog to digital and digital to analog converters. In this paper,
following definitions are used: a ‘‘true-sample-and-hold’’
(TSH) denotes a circuit that maintains the sampled output
constant during the entire clock cycle; a ‘‘reset-and-hold’’
(RH) denotes a circuit that holds the output during one phase
and resets it to a constant value during a non-overlapping
phase and a ‘‘track-and-hold’’ (TH) denotes a circuit where
the output tracks the input during one phase and holds its last
value during the non-overlapping phase.
The offset and the slew rate requirements are two critical
problems that affect accuracy and speed of sample-and-hold
circuits. An approach to compensate offset is the well-known
switched capacitor circuit shown in Fig. 1 [1]. In this circuit
the offset is stored in C and C’ during phase φ. During the
The associate editor coordinating the review of this manuscript and
approving it for publication was Cihun-Siyong Gong .
non-overlapping phase φno the offset is subtracted, providing
an offset-free output of value Vout = Vin.
The circuit has the drawback that it holds the output value
during φno and then resets to the offset voltage (Vos) during
φ, as shown in the simulation of Fig. 2. In this scheme the op-
amp is required to have a high slew rate so that it can provide
periodically large output variations within a brief period of
time (τ << Tclk/2). In practice the circuit is a RH circuit.
Several efforts have been done to mitigate the high slew
rate requirement. In [2], Temes referenced an approach,
shown in Fig. 3, consisting of placing an extra capacitor C1,
which is charged to the output value during phase φno and is
connected in the feedback path during phase φ. In this circuit,
the output changes during phase φ are given by:
1Vout = Vos +
(
C1
Cin
)
Vin (1)
The output change during the reset phase φ is reduced at the
expense of utilizing a large capacitance ratio C1/Cin which
translates into large silicon area and slower speed. In practice,
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FIGURE 1. Conventional switched capacitor fully differential reset and
hold circuit.
FIGURE 2. Conventional reset and hold output.
FIGURE 3. Proposal referenced in [2] of a pseudo-RH.
the circuit performs as a pseudo RH circuit because it also
resets but not to a constant value.
Utilization of Track-and-Hold circuits is another approach
to alleviate slew rate requirements [3]. A common method to
implement a track-and-hold circuit that solves the slew rate
issue is the Miller hold capacitance method [4], [5]. It uses
the op-amp as a voltage follower during the tracking phase
and the Miller capacitor to hold the output during the hold
phase. However, it has various drawbacks: 1) It performs as a
TH circuit (two stages in cascade with complementary phases
can be used to implement a sample-and-hold circuit but speed
is reduced by a factor two and power dissipation is increased
by the same factor two); 2) It does not compensate DC offset,
and 3) The input signal range is reduced by the headroom of
the differential pair since during the track phase the positive
input terminal of the op-amp operating as a voltage follower
is directly connected to the input signal. This latter issue is of
special concern in modern technologies with very low supply
voltages in which case an essential reduction of the signal
range can result.
A method to implement TSH circuits is the ‘‘ping-pong’’
technique [6], [7]. In this technique, two TH circuits are
connected in parallel and the output is switched between the
two TH outputs, in a ‘‘ping-pong’’ manner. During phase φ,
one TH is tracking while the other is holding, and in the next
phase φno the TH circuits change roles. This technique allows
offset compensation and reduced slew rate requirements, but
power dissipation and silicon area are doubled. Moreover,
the reduction of the input signal range remains.
In this paper, an alternative simpler approach to implement
a fully differential TSH circuit with offset compensation is
presented. It uses a Miller op-amp with an auxiliary output
stage that slightly increases the required silicon area and
power dissipation (by approximately 1.3%) and has close
to rail to rail input signal range. None of the outputs (main
amplifier and auxiliary stage) are reset during a clock phase
or experience large voltage variations. For this reason, the
speed limitation that the slew rate imposes to conventional
RH circuits like the one in Fig. 1 is essentially reduced.
The paper is organized as follows: Section II describes
the proposed scheme. Section III discusses simulation and
measurement results that validate the proposal. Conclusions
are given in Section IV.
II. CIRCUIT DESCRIPTION
The proposed circuit is shown in Fig. 4. It is a pseudo rail-
to-rail fully-differential, offset compensated TSH circuit that
maintains the output voltage VOut = VoP−VoN constant dur-
ing almost the entire clock period without switching between
different output terminals. It can be considered as the combi-
nation of a switched capacitor and an integrating (Miller Hold
capacitance) sample-and-hold circuit.
The circuit is based on a Miller op-amp with an additional
low power auxiliary output stage. Both output stages use
Miller capacitors as hold elements. The operation of the
circuit is described in the next subsections.
A. SAMPLING PHASE, 8no
During the sampling phase (φno), switches S1, S1’, S2, S2’,
S3, S3’ are closed while S4, S4’, S5, S5’are open. The circuit
has a unity gain negative feedback loop formed by the input
stage and the auxiliary amplifier as shown in Fig. 5. The
outputs of the auxiliary amplifier are set to values defined
by equations (2) and (3) with a zero common-mode out-
put voltage. The capacitors C and C ′ are connected to the
input signals (ViP, ViN ) and are charged to voltages given
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FIGURE 4. Scheme of proposed TSH using an auxiliary amplifier output stage.
FIGURE 5. Circuit configuration during the sampling phase φno.
by equation (4) and (5).
VoPaux = Vos2 (2)
VoNaux = −Vos2 (3)
VC = ViP −
(
Vos
2
)
(4)
V ′C = ViN +
(
Vos
2
)
(5)
B. HOLD PHASE, φ
During phase φ, switches S4, S4’, S5, S5’ are closed and
the rest of the switches are open. In this case the negative
feedback loop around the auxiliary output stage is open
and the Miller capacitors CMaux , C ′Maux hold the output val-
ues of the auxiliary amplifier at the constant values given
by (2) and (3).
At the same time there is unity gain negative feedback
around the main output stage through capacitors C, C ′, which
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FIGURE 6. Circuit configuration during the hold phase φ.
act as floating batteries with values VC and V ′C , as shown
in Fig. 6. These capacitors cannot change their charge leading
to the offset-free output voltages given by (6) and (7).
VoN = (ViP − ViN )2 (6)
VoP = (ViN − ViP)2 (7)
The output voltages (VoP, VoN ) are held by the Miller
capacitors CM , C ′M during both phases (φno and φ) until
the next sampled value is transferred to the output at the
beginning of phase φ. The output voltage changes are given
by (8) and (9).
1VoN = 1(ViP − ViN )2 (8)
1VoP = 1(ViN − ViP)2 (9)
C. TSH BUILDING BLOCKS
The op-amp used for the proposed TSH is a fully differential
class AB Miller op-amp with a high gain telescopic input
stage and a class AB main output stage. The op-amp has
been divided into input and output stages that are depicted
in Fig. 7 and Fig. 8, respectively. The main output stage is
the free class AB amplifier [8] shown in Fig. 8. Class AB
operation is achieved by means of capacitors CBat , which
transfer high-speed changes in Vo1p and Vo1n to nodes X and
X ′ respectively. This allows the NMOS output transistors to
deliver negative output currents that are not limited by the bias
current of the output stage. Therefore, both output transistors
become active leading to a symmetrical slew rate [8]. The
auxiliary output stage is a conventional class A common-
source stage, as shown in Fig. 8.
The common mode feedback network (CMFN) used for
the op-amp is also based on a telescopic differential stage,
which is depicted in Fig. 9. The reference voltage VrefCM
corresponds to the mid supply voltage, VrefCM = VMS =
(VDD + VSS )/2. The auxiliary output stage provides negative
FIGURE 7. Telescopic op-amp input stage.
FIGURE 8. Op-amp free class AB main output stage and class A auxiliary
output stage.
feedback during the sampling phase φno while the main out-
put stage provides negative feedback during the hold phase φ.
Since there are two independent output stages that are switch-
VOLUME 8, 2020 66511
H. D. Rico-Aniles et al.: Power Efficient Simple Technique to Convert an RH Into a TSH Using an Auxiliary Output Stage
FIGURE 9. Common mode feedback network (CMFN).
FIGURE 10. CMFN switching connection between main and auxiliary
outputs.
ing with the control signals (φno and φ), the inputs of the
common mode feedback network CMFN are switched alter-
natively between the outputs of the main and the auxiliary
op-amp output stages as shown in Fig. 10. During phase φ,
the inputs of the CMFN are connected to VoP, VoN while
during phase φno, they connect to the auxiliary amplifier
outputs VoPaux , VoNaux .
The input offset voltage Vos of the proposed TSH circuit
corresponds mainly to the offset voltage of the input stage,
which is common during both phases. A small contribution
to the input offset voltage corresponds to the offset voltage of
the output stage(s) reflected to the input divided by the high
gain of the input stage (Ainp ∼ 1000V/V), thus, although this
component is not canceled, it can be neglected since it is very
small (in the µV range). Due to this, the proposed scheme is
effective in cancelling Vos.
D. REMARKS
1) Note that the auxiliary output stage does not have load
capacitances and operates with constant output volt-
ages Vos/2 and −− Vos/2. For this reason, it does not
require class AB operation and it is able to operate with
a fraction of the biasing current used for the rest of
the circuit; in the example discussed here, it operates
with 1/30 of the bias current, Ib. It uses smaller Miller
capacitors CMaux , C ′Maux , which in the presented exam-
ple are 1/5 of the Miller capacitors used in the main
output stage. The auxiliary output stage leads only to
a slight increase on power dissipation and Silicon area
when compared to the conventional approach with only
one output stage.
2) In addition, given that the main outputs VoP, VoN only
change their values every clock cycle and since they do
not reset to zero (or to another constant value), the slew
rate requirement is greatly mitigated which allows to
achieve higher speed.
E. OPERATIONS AT LOW SAMPLING RATES
Considering a given sampling period kTs (with k integer) the
TSH only requires a transition in the output voltage at the end
of this period with value 1V = Vin((k + 1)Ts) − Vin(kTs).
Hence if consecutive samples Vin((k + 1)Ts) and Vin(kTs) are
highly correlated (which is typically done with a sampling
frequency fs = 1/Ts much larger than the Nyquist frequency
fNyquist = 2 fin) then 1V is very small and SR requirements
are highly relaxed.
However, a conventional RH resets the output to the offset
voltage Vos, so it requires an output voltage transition within
the sampling period with value 1V = Vos − Vin(kTs) and
another transition at the end of the sampling period with
value 1V = Vin((k + 1)Ts) − Vos. Hence even for highly
correlated consecutive samples, the RH slews back and forth
twice during each sampling period with voltage changes
that may become large. This in general leads to stricter SR
requirements than for the proposed TSH, allowing the TSH
to work at sampling frequencies close to the op-amp gain
bandwidth product GB.
However, when the condition fs >> fin is not met this
may not be the case. For instance, when fs = fNyquist =
2 fin, there are only 2 samples per period of the input signal
Tin = 1/fin which are separated by Tin/2. In the worst case
these samples are at the maximum and minimum value of
the input, so that 1V in the TSH has the maximum value,
corresponding to the peak-to-peak input amplitude. For this
case, the RH only requires half the SR since1V is halved due
to the reset, while the TSH changes from the maximum to the
minimum value of the input signal. Fig. 11 and Fig. 12 show
simulations illustrating this case, corresponding to the TSH
and RH sampling at the Nyquist rate. In practice the SR
requirements will be lower for the TSH for approximately
fs > 2fNyquist .
III. SIMULATION AND MEASUREMENT RESULTS
In order to validate the proposed technique the circuits of
Fig. 4 (proposed TSH) and Fig. 1 (conventional RH) were
fabricated on the same chip in a 130 nmCMOSn-well process
with nominal NMOS and PMOS threshold voltages VTHn =
|VThp| ≈ 0.4 V. A microphotograph of the circuits is shown
in Fig. 13.
The proposed and conventional circuits used the same
op-amp topology (the conventional RH used an op amp
with only one free class AB output stage), transistor sizes,
CC values and bias current (Ibias). They were tested under the
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TABLE 1. Op-amp characterization for CL = 25pF.
FIGURE 11. Proposed TSH circuit sampling at the Nyquist rate with a
sinusoidal input signal (Vin = ±800 mV and fin = 750 kHz).
FIGURE 12. Conventional RH circuit sampling at the Nyquist rate with a
sinusoidal input signal (Vin = ±800 mV and fin = 750 kHz).
same conditions. Table 1 summarizes the simulated op-amp
parameters and AC response. The op-amp was designed to
drive an off-chip capacitive load of 25 pF, smaller load values
give the freedom to reduce the compensation capacitor CC,
thus increasing the working speed with the same power dis-
sipation. The supply voltage and biasing currents employed
were VDD = −VSS = 600 mV and Ibias = 30µA. With
this supply voltage and bias current, all transistors operate in
strong inversion.
a)
315 µm 348 µm 266 µmb)
194 µm
FIGURE 13. Microphotograph of the fabricated chip. (a) Conventional.
(b) proposed.
FIGURE 14. Experimental results of the proposed TSH with an 800 mV
150 kHz sinusoidal input and a 1.5 MHz clock.
FIGURE 15. Experimental results of the conventional RH with an 800 mVp
150 kHz sinusoidal input signal and a 1.5 MHz clock.
The conventional RH circuit has a power dissipation
of 288 µW. The auxiliary output stage works with 1 µA,
this yields to a power consumption of the proposed TSH
of 293 µW, which represents an increase of only 1.3% when
compared to the conventional RH.
The proposed (TSH) and the conventional (RH) were both
measured employing an 800mVp 150 kHz input signal and a
sampling rate of 1.5 MS/s. The measured outputs of the TSH
and the RH are shown in Fig. 14 and Fig. 15, respectively.
As expected, the proposed architecture holds the sampled
values during approximately the entire clock period, while the
conventional RH resets to approximately zero, which leads
to significant slew rate distortion in the output signal. This in
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TABLE 2. Op-amp characterization for CL = 2pF.
FIGURE 16. Simulated results of the proposed TSH with an 800 mVp
2 MHz triangular input signal and 20 MHz clock.
spite of the fact that the conventional RH also uses a class AB
op-amp.
Due to the reduced slew rate requirement of this technique,
the proposed circuit exhibits an improved THD in spite of
the fact that it works at a higher input signal frequency and
sampling rate. Table 2 summarizes a comparison with other
published SH circuits.
The design was simulated for a smaller load capacitance
CL = 2 pF so that the compensation capacitance could be
reduced, Cc = 1 pF, this was done in order to increase
the speed of the circuit. The compensation resistance was
also reduced to Rc = 2k. The op-amp parameters and AC
response are summarized in Table 3. The simulated output of
the proposed TSH when sampling at fs = 20 MHz is shown
in Fig. 16. It can be seen that the TSH circuit can easily
follow the input signal. Conversely, as shown in Fig.17 the
conventional RH is no longer able to properly follow the
input signal at this rate, despite of using the same design and
simulation conditions as the TSH. The SR limitation on the
conventional RH is dependent on the amplitude of Vin. This
limitation is alleviated by the TSH at sampling frequencies
fs >= 4 fin = 2 fNyquist where Vin does not impose any SR
limitation on the TSH circuit. In the case of fs = 4 only
4 samples are taken per signal period. The worst scenario
is faced when those four samples include the minimum and
maximum values of Vin, so that the maximum output step
is Vin/2, being the same for both TSH and RH circuits.
FIGURE 17. Simulated results of the conventional RH with a 800 mVp
2 MHz triangular input signal and 20 MHz clock.
FIGURE 18. Simulated non-overlapping clock signals at 1 MHz.
FIGURE 19. Simulated non-overlapping clock signals at 5 MHz.
FIGURE 20. Process corners simulation of the TSH circuit with a 800 mVp
150 kHz sinusoidal input signal and 1.5 MHz clock.
The fabricated chipwas used to verify the proposed scheme
of implementing a TSH using a Miller op-amp with an
auxiliary output stage. In the fabricated chip the maximum
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TABLE 3. Sample and hold experimental comparison.
FIGURE 21. Temperature simulation of the TSH circuit with a 800 mVp
150 kHz sinusoidal input signal and 1.5 MHz clock.
FIGURE 22. Voltage corners simulation of the TSH circuit with a 800 mVp
150 kHz sinusoidal input signal and 1.5 MHz clock.
sampling frequency (fs = 3 MHz) was limited in practice by
the on-chip non-overlapping clock circuit generator and by
the large load capacitance. The non-overlapping clock signals
φno and φ shown in Fig. 18 had a fixed dead time between
φno and φ of approximately tdead = 50 ns. Moreover, as fs
increases, the time that φ is high shrinks in comparison to
the time that φno is high as depicted in Fig.19. At this point,
the clock signals are not able to control the circuit. A sim-
ulation using modified clock signals with lower dead time,
CL = 25pF and Cc = 5 pF showed that the proposed TSH
can work at a sampling rate of fs ≈ 8 MHz as opposed to the
measured fs ≈ 3 MHz. On the other hand, the conventional
RHmaximum sampling rate was maintained at fs ≈ 1.5MHz
because of the SR limitation and not because of the clock.
Corners simulations were performed to evaluate the robust-
ness of the proposal against PVT variations. Fig. 20 shows
the simulation for the process corners tt, ss, ff, sf, fs. The
simulation for temperature values 0◦C, 27◦C and 85 ◦C is
depicted in Fig. 21. Supply voltage VDD = −VSS = 0.54
V, 0.6 V and 0.66 V equivalent to ±5% were simulated and
are shown in Fig. 22. The results show that the design is robust
against process, voltage or temperature variations.
IV. CONCLUSION
A simple method to transform a switched capacitor reset-and-
hold circuit into a true-sample-and-hold circuit was intro-
duced. The proposed circuit holds the output for an entire
clock cycle, it does not reset to an offset value neither tracks
the input signal during half of the clock period. The method
greatly mitigates the op-amp slew rate requirements since
it does not reset during one phase. This improves the THD
compared to the conventional RH. The proposed scheme has
offset compensation and almost rail to rail input range and
just requires an auxiliary output stage that slightly increases
(∼1.3%) power dissipation and silicon area. The scheme was
experimentally validated with a fully differential sample-and-
hold circuit fabricated in 130nm CMOS technology.
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